

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	10.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/659,384 09/11/2003		09/11/2003	Geum-Jong Bae	239/169 DIV	3795
27849	7590	09/27/2006		EXAMINER	
LEE & N		•	PHAM, HOAI V		
3141 FAI SUITE 50		PARK DRIVE	ART UNIT	PAPER NUMBER	
FALLS C	CHURC	H, VA 22042	2814		
				DATE MAILED: 09/27/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/659,384	BAE ET AL.					
Office Action Summary	Examiner	Art Unit					
	Hoai v. Pham	2814					
The MAILING DATE of this communication Period for Reply	appears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by str Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a reply be to reply within the statutory minimum of thirty (30) de riod will apply and will expire SIX (6) MONTHS fro atute, cause the application to become ABANDON	imely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 2	0 July 2006.						
2a) ☐ This action is FINAL. 2b) ☑ 1	·						
,—	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ⊠ Claim(s) 20-33 is/are pending in the application 4a) Of the above claim(s) is/are with 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 20-33 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	drawn from consideration.						
Application Papers							
9) ☐ The specification is objected to by the Exam 10) ☑ The drawing(s) filed on 11 September 2003 Applicant may not request that any objection to Replacement drawing sheet(s) including the cor 11) ☐ The oath or declaration is objected to by the	is/are: a)⊠ accepted or b)⊡ obje the drawing(s) be held in abeyance. S rection is required if the drawing(s) is c	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority documents have been received. 2. ☐ Certified copies of the priority documents have been received in Application No. 10/274,035. 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB Paper No(s)/Mail Date							

DETAILED ACTION

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 2. Claim 30 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The limitation "wherein the surface insulating layer completely fills the undercut region" is not described in the specification and shown in the figure. According to fig. 8, surface insulating layer (155) not completely fills the undercut region.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of

Art Unit: 2814

the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

5. Claims 20-23 and 25-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lopatin et al. [U.S. Pat. 6,500,743] newly cited, in view of Matsuda [U.S. Pat. 6,316,297] previously applied.

With respect to claims 20, Lopatin et al. discloses (fig. 24, cols. 2-9) a semiconductor device comprising:

a T-shaped gate electrode (104, 2402, 1604) disposed on a semiconductor substrate (102), the T-shaped gate electrode (104, 2402, 1604) having a wide portion (2402, 1604) and a narrow portion (104), the narrow portion disposed between the wide portion and the semiconductor substrate (102), so as to have an undercut region adjacent to the narrow portion;

an L-shaped lower spacer (2204) covering a top surface of the semiconductor substrate at both sides of the T-shaped gate electrode (104, 2402, 1604) and covering sides of the wide portion of the T-shaped gate electrode (2402, 1604), the L-shaped lower spacer (2204) having a first element disposed substantially perpendicular to the semiconductor substrate (102), and having a second element disposed substantially parallel to the semiconductor substrate, the second element extending from the first

Art Unit: 2814

element laterally away from the T-shaped gate electrode (104, 2402, 1604), wherein the first element and the second element intersect to define a substantially 90 degree angle in an outer surface of the L-shaped lower spacer (2204);

a low-concentration impurity region (130, 132) formed in the semiconductor substrate at both sides of T-shaped gate electrode (104, 2402, 1604); and

a high-concentration impurity region (110, 112) formed in the semiconductor substrate next to the L-shaped lower spacer (2204).

Lopatin et al. fails to disclose a mid-concentration impurity region disposed between the high-and low-concentration impurity regions. However, Matsuda discloses that a mid-concentration impurity region (28) is disposed between the low-concentration impurity region (26) and high-concentration impurity region (34) (see fig. 3 and col. 9, lines 39-41). Therefore, it would have been obvious to one having ordinary skill in the art to modify the device of Lopatin et al. by having a mid-concentration impurity region disposed between the high- and low-concentration impurity regions as taught by Matsuda in order to provide the known purpose of lower electrical field thereby improving hot carrier performance.

With respect to claim 21, Lopatin et al. discloses that the T-shaped gate electrode (104, 2402, 1604) comprises lower (104) and upper conductive layer patterns (2402, 1604) are sequentially stacked, wherein the upper conductive layer pattern (2402, 1604) is wider than the lower conductive layer pattern (104) (see fig. 24).

Art Unit: 2814

With respect to claim 22, Lopatin et al. discloses that the L-shaped lower spacer (2204) further comprises a third element (124, 126) extending into the undercut region, the third element disposed substantially parallel to the semiconductor substrate and extending from the first element laterally towards the T-shaped gate electrode (see fig. 24).

With respect to claim 23, Lopatin et al. discloses that the lower and upper conductive layer patterns (104 and 2402, 1604) are made of materials having an etch selectivity with respect to each other (see col. 2, lines 20-25 and col. 9, lines 26-32).

With respect to claim 25, Lopatin et al. discloses that the upper conductive layer pattern (2402 same as layer 1602) is made of tungsten (see col. 8, lines 5-9).

With respect to claims 26, Lopatin et al. discloses (fig. 24, cols. 2-9) a semiconductor device comprising:

a T-shaped gate electrode (104, 2402, 1604) disposed on a semiconductor substrate (102), the T-shaped gate electrode (104, 2402, 1604) having a wide portion (2402, 1604) and a narrow portion (104), the narrow portion disposed between the wide portion and the semiconductor substrate (102), so as to have an undercut region adjacent to the narrow portion;

an L-shaped lower spacer (2204) covering a top surface of the semiconductor substrate at both sides of the T-shaped gate electrode (104, 2402, 1604) and covering

Art Unit: 2814

sides of the wide portion of the T-shaped gate electrode (2402, 1604), the L-shaped lower spacer (2204) having a first element disposed substantially perpendicular to the semiconductor substrate (102), and having a second element disposed substantially parallel to the semiconductor substrate, the second element extending from the first element laterally away from the T-shaped gate electrode (104, 2402, 1604), wherein the first element and the second element intersect to define a substantially 90 degree angle in an outer surface of the L-shaped lower spacer (2204);

a low-concentration impurity region (130, 132) formed in the semiconductor substrate at both sides of T-shaped gate electrode (104, 2402, 1604);

a high-concentration impurity region (110, 112) formed in the semiconductor substrate next to the L-shaped lower spacer (2204); and

a surface insulating layer (124, 126) intervened between the narrow portion of the gate electrode (104) and the L-shaped lower spacer (2204).

Lopatin et al. fails to disclose a mid-concentration impurity region disposed between the high-and low-concentration impurity regions. However, Matsuda discloses that a mid-concentration impurity region (28) is disposed between the low-concentration impurity region (26) and high-concentration impurity region (34) (see fig. 3 and col. 9, lines 39-41). Therefore, it would have been obvious to one having ordinary skill in the art to modify the device of Lopatin et al. by having a mid-concentration impurity region disposed between the high- and low-concentration impurity regions as taught by Matsuda in order to provide the known purpose of lower electrical field thereby improving hot carrier performance.

Art Unit: 2814

With respect to claim 27, Lopatin et al. discloses that the first element of the L-shaped lower spacer (2204) completely covers sides of the wide portion (2402, 1604) of the T-shaped gate electrode (104, 2402, 1604) (see fig. 24).

With respect to claim 28, Lopatin et al. discloses that the second element of the L-shaped lower spacer (2204) partially covers the narrow portion (104) of the T-shaped gate electrode (104, 2402, 1604) (see fig. 24).

With respect to claim 29, Lopatin et al. discloses that thicknesses of the first and second elements are approximately the same (see fig. 24).

With respect to claim 30, as best understood, Lopatin et al. discloses that the surface insulating layer (124, 126) completely fills the undercut region (see fig. 24).

With respect to claim 31, Lopatin et al. discloses that wherein the surface insulating layer (124, 126) completely fills the undercut region and a third element of the L-shaped lower spacer (2204) completely covers the undercut region (see fig. 24).

**Notice: as interpreting the claim in a broad scope, a surface insulating layer (124, 126) can also be the same as a third element of the L-shaped lower spacer (2204) because the claims do not distinct the material of the L-shaped lower spacer and the surface insulating layer. Therefore, the L-shaped lower spacer and the surface insulating layer are considered as one layer.

Art Unit: 2814

With respect to claims 32-33, Lopatin et al. discloses that a width of the first element of the L-shaped lower spacer (2204), which is measure beside the T-shaped gate electrode (104, 2402, 1604), is substantially equal to a thickness of the second element, which is measured on the mid-concentration impurity region (see fig. 24).

6. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lopatin et al. [U.S. Pat. 6,500,743] newly cited, in view of Matsuda [U.S. Pat. 6,316,297] previously applied as applied to claim 20 above, and further in view of Furukawa et al. [U.S. Pat. 6,891,235] previously applied.

Lopatin et al. in view of Matsuda substantially disclose all the limitations as claimed above except the lower conductive layer pattern (104) is made of silicon gemanium or nitride titanium. However, Furukawa et al. discloses that these materials, silicon gemanium or nitride titanium, and their uses are well-known in the art for forming the lower conductive layer pattern (56) (see fig. 6 and col. 5, lines 65-67). Therefore, it would have been obvious to one having skill in the art at the time the invention was made to select silicon gemanium as known materials, as taught by Furukawa et al., into the device of Lopatin et al. to form the lower conductive layer pattern. Moreover, selection of a known material based on its suitability for its intended use supported a prima facie obviousness determination in Sinclair & Carroll Co., Inc. v. Interchemical Corp., 325 U.S. 327, 65 USPQ 297 (1945).

Art Unit: 2814

7. Claims 20-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Furukawa et al. [U.S. Pat. 6,891,235] previously applied, in view of Matsuda [U.S. Pat. 6,316,297] previously applied and Lopatin et al. [U.S. Pat. 6,500,743] newly cited.

With respect to claims 20, Furukawa et al. discloses (fig. 3e, cols. 4-5) a semiconductor device comprising:

a T-shaped gate electrode (20) disposed on a semiconductor substrate (21), the T-shaped gate electrode (20) having a wide portion (26) and a narrow portion (22), the narrow portion disposed between the wide portion and the semiconductor substrate (21), so as to have an undercut region adjacent to the narrow portion;

an L-shaped lower spacer (48) covering a top surface of the semiconductor substrate at both sides of the T-shaped gate electrode (20) and covering sides of the wide portion of the T-shaped gate electrode (20), the L-shaped lower spacer (48) having a first element disposed substantially perpendicular to the semiconductor substrate (21), and having a second element disposed substantially parallel to the semiconductor substrate, the second element extending from the first element laterally away from the T-shaped gate electrode (20);

a low-concentration impurity region (34) formed in the semiconductor substrate at both sides of T-shaped gate electrode (20); and

a high-concentration impurity region (50) formed in the semiconductor substrate next to the L-shaped lower spacer (48).

Art Unit: 2814

Furukawa et al. fails to disclose a mid-concentration impurity region disposed between the high-and low-concentration impurity regions (50 and 34). However, Matsuda discloses that a mid-concentration impurity region (28) is disposed between the low-concentration impurity region (26) and high-concentration impurity region (34) (see fig. 3 and col. 9, lines 39-41). Therefore, it would have been obvious to one having ordinary skill in the art to modify the device of Furukawa et al. by having a mid-concentration impurity region disposed between the high- and low-concentration impurity regions as taught by Matsuda in order to provide the known purpose of lower electrical field thereby improving hot carrier performance.

Furukawa et al. fails to disclose wherein the first element and the second element intersect to define a substantially 90 degree angle in an outer surface of the L-shaped lower spacer. However, Lopatin et al. discloses that it is conventional for the L-shaped lower spacer (2204) with the first element and the second element intersect to define a substantially 90 degree angle in an outer surface (see fig. 24). Moreover, it would have been an obvious matter of design choice to form the L-shaped lower spacer with the 90 degree angle in an outer surface as applicant claimed, since such a modification would have involved a mere change in the size of a component. A change in size is generally recognized as being within the level of ordinary skill in the art. In re Rose, 105 USPQ 237 (CCPA 1995). Therefore, it would have been obvious to one having ordinary skill in the art to modify the L-shaped lower spacer of Lopatin et al. with the 90 degree angle in an outer surface.

Art Unit: 2814




FIG. 3e

With respect to claim 21, Furukawa et al. discloses that lower and upper conductive layer patterns (22 and 26) are sequentially stacked, wherein the upper conductive layer pattern (26) is wider than the lower conductive layer pattern (22) (see fig. 3e).

With respect to claim 22, Furukawa et al. discloses that the L-shaped lower spacer (48) further comprises a third element extending into the undercut region, the third element disposed substantially parallel to the semiconductor substrate and extending from the first element laterally towards the T-shaped gate electrode (fig. 3e).

Art Unit: 2814

With respect to claim 23, Furukawa et al. discloses that the lower and upper conductive layer patterns (56 and 58) are made of materials having an etch selectivity with respect to each other (see col. 5, lines 31-36).

With respect to claim 24, Furukawa et al. discloses that lower conductive layer pattern (56) is made of silicon germanium (see col. 5, lines 65-67).

With respect to claim 25, Furukawa et al. discloses that the upper conductive layer pattern (58) is made of polysilicon (see col. 5, lines 34-35).

With respect to claim 26, Furukawa et al. discloses that a surface insulating layer (48) intervened between the gate electrode (20) and the lower spacer (48) (see fig. 3e).

**Notice: as interpreting the claim in a broad scope, a surface insulating layer can also be the same as the lower spacer because the claims do not distinct the material of the lower spacer and the surface insulating layer. Therefore, the lower spacer and the surface insulating layer are considered as one layer.

With respect to claim 27, Furukawa et al. discloses that the first element of the L-shaped lower spacer (48) completely covers sides of the wide portion (26) of the T-shaped gate electrode (20) (see fig. 3e).

With respect to claim 28, Furukawa et al. discloses that the second element of the L-shaped lower spacer (48) partially covers the narrow portion (22) of the T-shaped gate electrode (20) (see fig. 3e).

Art Unit: 2814


With respect to claim 29, Furukawa et al. in view of Matsuda substantially disclose all the limitations as claimed above except thicknesses of the first and second elements are approximately the same. However, the thickness range would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, it appears that these changes produce no functional differences and therefore would have been obvious. See *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Response to Arguments

- 8. Applicant's arguments filed 07/20/2006 have been fully considered but they are not persuasive.
- Applicant argues that Lopatin et al. reference fails to disclose, or even suggest an L-shaped lower spacer having a first element and a second element that intersect to define a substantially 90 degree angle in an outer surface.

Applicant's arguments are not persuasive because Lopatin et al. clearly discloses an L-shaped lower spacer (2204) having a first element and a second element that intersect to define a substantially 90 degree angle in an outer surface (see fig. 24).

Art Unit: 2814



• Applicant argues that Furukawa et al. fails to disclose wherein the first element and the second element intersect to define a substantially 90 degree angle in an outer surface of the L-shaped lower spacer. Specifically, the L-shaped lower spacer recited in claim 20 is used during ion implantation to reduce energies of the implanted ions, whereby the horizontal projection diminishes the energies of ions passing therethrough to form a mid-concentration impurity region under the horizontal projection. Therefore, the shape of the L-shaped lower spacer recited in independent claims 20 and 26 is more than a mere change in form.

Applicant's arguments are not persuasive because Applicant cannot argue the process of the present invention into the product claim. *In re Thorpe*, 227 USPQ 964 (Fed. Cir. 1985). A "product by process" limitation is directed to the product per se, no matter how actually made, in re Hirao, 190 USPQ 15 and 17 (footnote 3). See also *In re Brown*, 173 USPQ 685; *In re Luck*, 177 USPQ 523; *In re Fessmann*, 180 USPQ 324; *In re Avery*, 186 USPQ 161; *In re Wertheim*, 191 USPQ 90; and *In re Marosi et al.*, 218 USPQ 289; all of which made clear that it is the patentability of the final product per se

Art Unit: 2814

which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product by a new method is not patentable as a product, whether claimed in "product by process" claims or not. However, Masuda discloses the mid concentration impurity region (26) can be formed without using the L-shaped lower spacer. Lopantin et al. discloses the first element and the second element intersect to define a substantially 90 degree angle in an outer surface of the L-shaped lower spacer (2204). Therefore, a modification of the spacer of Furukawa et al. would have involved a mere change in size of a component.

Conclusion

- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hoai v. Pham whose telephone number is 571-272-1715. The examiner can normally be reached on M-F.
- 10. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2814

11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HOAI PHAM
PRIMARY EXAMINER